Silicon nanowires have received considerable attention as transistor components because they represent a facile route toward sub-100-nm single-crystalline Si features. Herein we demonstrate the direct vertical integration of Si nanowire arrays into surrounding gate field effect transistors without the need for postgrowth nanowire assembly processes. The device fabrication allows Si nanowire channel diameters to be readily reduced to the 5-nm regime. These first-generation vertically integrated nanowire field effect transistors (VINFETs) exhibit electronic properties that are comparable to other horizontal nanowire field effect transistors (FETs) and may, with further optimization, compete with advanced solid-state nanoelectronic devices.
Moore's law predicts the pace at which transistor dimensions are reduced in order to increase the speed and density of transistors on an integrated circuit. Conventional planar metal-oxide-semiconductor FETs (MOSFETs), however, are increasingly facing challenging issues such as short-channel effects (SCEs), scaling of gate oxide thickness, and increasing power consumption. 1 To further miniaturize the transistor while still maintaining control over power consumption, alternative transistor geometries need to be considered. 1 Silicon nanowire based devices 2, 3 and horizontal double-gate transistors, such as the Fin FET (FINFET), [4] [5] [6] [7] have exhibited high device mobilities and significantly reduced SCEs on the sub-100-nm scale. The FINFETsa structure based on a silicon fin sandwiched between two gate electrodesshas clearly demonstrated that increasing the electrostatic efficiency of the gate electrode geometry is essential in reducing power consumption at this size scale. A surrounding gate geometry is the natural next step for advanced solidstate nanoelectronic devices, yet with conventional top-down fabrication processing, it is not easy to realize such a device architecture with nanoscale features.
Silicon nanowire 2, 3, [8] [9] [10] [11] based transistors exhibit properties comparable to bulk single-crystalline devices, and with the recent demonstration of addressing high-density nanowire circuits, 11 they pose to be very promising building blocks for future nanoelectronic devices. Typically, silicon nanowire transistors have a horizontal, planar layout with either a top or back gate geometry. 2, 3, 10 However, the amount of energy and time required to align and integrate these nanowire components into high-density planar circuits remains a significant hurdle for widespread application. In-place growth of vertically aligned nanowires, on the other hand, would in principle significantly reduce the processing and assembly costs of nanowire-based device fabrication. Furthermore, pushing the transistor geometry into the third dimension could result in ultrahigh transistor densities. Finally the transport properties of nanowire devices strongly depend on the nature of the nanowire surface. 2, 12 For example, hysteretic behavior of the threshold voltage is commonly observed due to the presence of surface and interface charge-trapping states on the nanowire surface. 3, 13 This surface dependence potentially limits the transistor reliability.
To these ends, Si VINFETs in particular are promising for several reasons. First, transistors having a surrounding gate structure have been proposed and demonstrated to have excellent subthreshold behavior due to the high gate coupling efficiency and a 35% reduction of SCEs compared to doublegate (FINFET) devices. [14] [15] [16] [17] Moreover, the transistor density per unit area can be significantly increased by fabricating multiple gate electrodes and source/drain connections along the length of an individual nanowire, taking advantage of the high aspect ratio vertical nanowire conduction channel. The ability to synthesize longitudinal and coaxial heterostructure nanowires will allow additional design flexibility, such as on-chip incorporation of vertical SiGe heterostructures for on-chip thermoelectric cooling. 9 Furthermore, embedding the nanowires in low charge trap density SiO 2 would eliminate hysteresis and makes the transistor properties much more consistent and reproducible. Although ZnO and CuSCN vertical nanowire transistors have previously been demonstrated, 18, 19 Si VINFETs would be more technologic-ally relevant, and more easily integrated using existing fabrication techniques.
Vertically grown Si nanowires can be used as active components in a FET design featuring a surrounding gate geometry. To fabricate Si VINFETs, vertically oriented Si nanowires were grown on degenerately boron-doped p-type (F < 0.005 Ω cm) Si(111) substrates as previously described. 20 The wires were synthesized via the vapor-liquidsolid (VLS) growth mechanism in a chemical vapor deposition (CVD) reactor using a SiCl 4 precursor, a BBr 3 dopant source, and metal nanoparticle growth-directing catalysts. Figure 1A is a scanning electron microscopy (SEM) image of Si nanowires grown from 50 nm Au colloids. Transmission electron microscopy (TEM) analysis confirmed that these nanowires are single crystalline and grow along the (111) direction. Si nanowire arrays grown by the above method exhibit narrow diameter distributions with standard deviations (typically e9%) equal to those of the colloid catalysts. 20 Although the nanowires shown in Figure 1a were grown with Au colloids, similar results have been achieved using industry-friendly catalyst compositions such as Pt 21 and Ti. 22 Nanowire length is controlled by the reaction time. Finally, spatial registration of these nanowires can be achieved by controlling the position of the nanoparticles ( Figure S1 , Supporting Information), as well as using other methods including nanoimprint lithography [23] [24] [25] and e-beam lithography. 26 As a result, the dimensions and positioning of the vertical nanowires can be accurately controlled to create suitable substrates for VINFET fabrication. Figure 2A is a schematic of the VINFET design. Devices were fabricated using conventional very-large-scale integration (VLSI) processing. Vertical silicon nanowire arrays were thermally oxidized to create uniform SiO 2 layers as dielectrics. A typical device has a ∼20-30 nm diameter Si nanowire surrounded by ∼30-40 nm of high-temperature gate oxide, a Cr metal gate length of ∼500-600 nm, and nanowire channel lengths that range from ∼1.0 to 1.5 µm. The gate-oxide thickness and channel diameter were obtained from TEM imaging ( Figure 1B) . Significantly, the channel diameter can be readily reduced below 5 nm via conventional high-temperature thermal oxidation. Such high aspect ratio thin body features are not readily achievable with conventional lithography. Figure 1C shows a high-resolution TEM image of a 4.5 nm ultrathin Si channel created in this manner. Further reduction of the gate oxide thickness could be accomplished by seeding the nanowires with smaller-sized nanoparticles, as well as combining thermal oxidation with SiO 2 etching chemistry. Initial VINFET devices were made from nanowire arrays catalyzed by low-density nanoparticle dispersions. Details of the VINFET fabrication process are described in the Supporting Information. The devices contained anywhere from 8 to 269 nanowires per drain contact pad. Figures 2B-D are SEM images of a typical device.
Typical drain-source current (I ds ) vs drain-source voltage (V ds ) measurements at various gate voltages (V gs ) indicated that B-doped VINFETs behave as accumulation-mode p-type transistors ( Figure 3A) . The application of a negative (positive) V gs results in an increase (decrease) of I ds , due to the increase (decrease) of majority hole carriers. The V gs value at which the I ds is effectively turned on and accumulation begins is defined as the threshold voltage (V t ). V t is more clearly seen in the plot of I ds vs V gs at different V ds values for the same device ( Figure 3B ). The average threshold voltage for 11 different devices was -0.39 ( 0.19 V (1σ). This value is consistent with the expected values for nanowires with dopant densities around 3 × 10 16 cm -3 (Supporting Information). 27 Additionally, no dependence of the scan rate or direction of V gs on the V t was observed in any of our devices. This is illustrated by the lack of hysteresis in the I ds vs V gs curves when the V gs is varied from negative to positive to negative values ( Figure 3C ) at rates varying from 0.01 to 3 V s -1 . This behavior is indicative of a small number of charge-trapping states in or near the Si/SiO 2 gate oxide interface and illustrates that consistent, reproducible transistor performance can be achieved with minimal outside ambient dependence by embedding these devices in SiO 2 . The significant figures of merit for transistor performance include the transconductance (g m ), the device mobility (µ), on-off current ratio (I on /I off ), subthreshold slope (S), and the drain induced barrier lowering (DIBL). The transconductance is obtained from the slope of the linear region in the I ds vs V gs plot at V ds ) -1 V. The g m for all 11 devices ranged from 0.2 to 8.2 µS. Accurate comparison with other transistor devices requires normalizing the transconductance with the effective channel width (W eff ). Assuming W eff is given by the number of nanowires in each pad multiplied by the diameter of each nanowire, the normalized transconductance of our devices ranged from 0.65 to 7.4 µS µm -1 . These are comparable to reported values for high-performance siliconon-insulator (SOI) MOSFET (5-12 µS µm -1 ) 28 and p-type Si nanowire (0.045-11 µS µm -1 ) 2,3 devices. The effective hole mobility of an individual nanowire can be extrapolated from its transconductance via the equation µ ) g m L 2 /(CNV ds ), where L is the gate length, N is the number of nanowires, and C is the gate capacitance for an individual nanowire. The gate capacitance is described by the equation C ) 2π 0 SiO 2 L/ln(r g /r nw ), where 0 is the vacuum permittivity, SiO 2 is the dielectric constant of the gate SiO 2 , r g is the inner radius of the gate electrode, and r NW is the nanowire radius, assuming a cylindrical channel. However, these simplified expressions neglect the influence of the top portion of the nanowire channel which lacks a conformal gate electrode. In our calculation, we have taken this into account through numerical integration of the capacitance in the gated and nongated portions of our device geometry. The hole mobilities obtained at -2.5V ds , range from 7.5 to 102 cm 2 . We further note that this estimate represents a lower limit of our true device mobility, since our model assumes that every nanowire is in ohmic contact with negligible contact resistance.
The I on /I off , and S can be extracted by plotting the I ds vs V gs on a logarithmic scale ( Figure 3C ). The I on /I off ratio is the ratio of I ds at current saturation (I on ) to I ds at depletion (I off ). I on /I off ranges from 10 4 to 10 6 for all devices. The minimization of the subthreshold slope is necessary for low power switching applications in digital electronics. The S value for a typical device having a 300 Å gate oxide shell is 120 mV/decade. Although this is approximately double the theoretical room temperature limit of 60 mV/decade, it is already much smaller than typical values obtained for nanowire devices with back-gate or top-gate geometries (typically >300 mV/decade, with the minimum reported value to be 140 mV/decade). 2, 12, 13, 30 Further reduction of S can be accomplished by using thinner gate oxides and high-k materials as the gate dielectric, as S values down to 70 mV/ decade have been experimentally shown in lithographically defined vertical transistors. 31 Finally, we have been able to successfully fabricate Si VINFETs with 6.5 nm Si nanowire channel diameters and gate lengths that range from 300 to 350 nm ( Figure S5 , Supporting Information). These ultrathin channel transistor devices clearly demonstrate the ability to further scale down the device dimensions. Interestingly, with reduced dopant density, these 6.5 nm VINFETs exhibit ambipolar behavior. Such ambipolar behavior has been previously observed for low-boron-doped silicon nanowires (n h ) 2 × 10 15 cm -3 ) created via a lithographic etching process. 32 The full I ds vs V ds curves for all devices have a small nonlinearity at negative V ds and are rectifying with an order of magnitude decrease in current at positive V ds (inset in Figure 3a ). Such nonlinearity in the positive and negative V ds is expected as there are two different contacts to the silicon nanowire: a degenerately doped p + Si contact to the base of the nanowire and a NiSi contact to the mediumdoped Si nanowire drain. This nonlinearity is partly due to the large resistance of a Schottky barrier at the p-type nanowire drain. Decreasing the contact resistance will result in better transistor performance by effectively increasing g m , I on /I off , and µ. This could be achieved by tuning the doping gradient profile along the length of the nanowire, through the creation of more highly doped silicon in the contact regions. 33 Nevertheless, the minimization of series contact resistance at the sub-20-nm scale still remains a significant challenge for the semiconductor industry. 34 To demonstrate the feasibility of using these devices for digital logic applications, we have also fabricated an inverter circuit using resistor-transistor logic. This structure ( Figure  3D ) was fabricated by connecting a 200 MΩ resistor to one of our p-type VINFET devices in series. When the input voltage is ca. -0.9 V, the output voltage switches between the source (0 V) and the drain voltages (-3.5 V). A large voltage gain of ∼28, which is extracted through differentiating the input and output voltage (left inset in Figure 3D ), indicates that these are high-performance devices and are suitable for use in microelectronic applications. The ideal inverter resistor should have a resistance between the on and off state transistor resistances. 35 Therefore, future on-chip logic integration is possible by using properly gated VINFETs as resistors can be easily fabricated via source patterning SOI substrates.
Our prototype Si VINFET devices represent a novel platform for silicon nanowire electronics that combines the epitaxial growth of silicon nanowires with top-down fabrication. These first-generation, unoptimized devices already show transport properties that are within the same order of magnitude as standard planar MOSFETs and other nanowire based devices. Previous device modeling has also suggested that this device structure is competitive with advanced nanoelectronic devices, yet the difficulty in lithographically defining high-aspect ratio vertical Si channels at the sub-100-nm size scale has hindered the research and implementation of this architecture. The in-place, vertical growth of silicon nanowires represents a promising solution to this problem. The three-dimensional device architecture could further increase the transistor density through the additional ability to integrate multiple gates and source/drain connections along the length of these high aspect ratio channels. Future optimization of the processing, device geometry, and dopant concentration, the use of high-k dielectrics, as well as reduction of the gate length can make these devices competitive with FINFETs and other current advanced solidstate devices in the sub-10-nm regime.
Note Added in Proof: During the review of this paper, a conceptually similar nanowire device was reported (Schmidt, V.; Riel, H.; Senz, S.; Karg, S.; Riess, W.; Gösele, U. Small 2006, 2, 85-88).
